Senior Design Verification Engineer
Responsible for place/route of complex SoCs in advanced process technologies
Define the floorplan, including pin placement, power busing, placement of blocks and macros
Design complex clocking structures
Execute place/route, signal integrity avoidance/fixing, power/clock analysis, timing closure, noise analysis and DRC/LVS